



Specification Amendments:

RECEIVED

APR 29 2004

Technology Center 2100

Please amend the specification as indicated:

✓ Please replace the last paragraph, page 1 of the specification with the following amended paragraph:

81
The transport stream (TS) specified by the MPEG-2 standard, offers a high degree of robustness for noisy channels, and can be used to carry multiple programs, such as multiple TV services. The transport stream is based on a 188 byte long packet suited for hardware error correction and processing schemes. The use of a robust protocol, such as the transport stream, allows for reception over noisy environments such as terrestrial and satellite transmissions. Even in these environments it is possible to obtain fast program access, channel ~~hoping~~, hopping, and synchronization between multiple elementary streams carried within the packetized elementary streams which are subdivided into transport packets.

[✓ Please replace the last paragraph, page 4 of the specification with the following amended paragraph:

82
One problem associated with the flexibility of the MPEG-2 standard is that once the transport stream is received, demodulated, and decrypted, the resulting data stream can still have a ~~variety~~ variety of variations which need be known before the data stream can be properly utilized. For example, the MPEG-2 specification does not indicate a specific set of control signals to be provided with the transport stream, how received data and control signals are qualified, nor the precise format of the actual data transmitted. As a result, implementations of set top boxes require specific service provider information. Specific service provider information results in an incompatibility among transport streams schemes provided by different service providers or cable operators. As a result, chip sets are designed and dedicated to support specific service provider's set top boxes.

✓ Please replace the third paragraph, page 10 of the specification with the following amended paragraph:

83 The TPP 420 is connected to the ~~bus 450~~bus 405, and receives the IN SYNC and PACKET START signals. Parsing of a TSP (packet) by the TPP 420 is enabled when the IN SYNC signal and the PACKET START signals are asserted indicating the beginning of a new ~~packed~~packet. During parsing of the header portion of a packet the PID number is obtained. Based upon the value of the PID number, registers are updated, and a determination is made whether the TSP is to be saved, further processed, or discarded.

✓ Please replace the fourth paragraph, page 10 of the specification with the following amended paragraph:

When it is determined to save the packet, the TPP 420 asserts the signal labeled ~~EN_TPPTPP~~ DEN which is received by the Buffer Controller 460. Based upon this enable signal, the Buffer controller 460 retrieves the packet data and stores it in a predefined memory location.

✓ Please replace the first paragraph, page 11 of the specification with the following amended paragraph:

84 When it is determined to further process the packet by one of the other parsers 450 or 430, the TPP 420 asserts one of their respective enable signals. For example, if it is determined that the packet contains video data, the TPP 420 will assert the signal labeled ~~PESP-ENEN~~ PESP, likewise, if it is determined that the packet contains adaptation field data, the TPP 420 will assert the signal labeled AFP EN. Based upon these signal being active, the respective parser will further process the packed data.

✓ Please replace the third paragraph, page 11 of the specification with the following amended paragraph:

Q5 When it is determined to save the video payload, the ~~PESP 420~~PESP 430 asserts the signal labeled ~~EN_PESP~~PESP_DEN which is received by the Buffer Controller 460. Based upon this enable signal, the Buffer controller 460 retrieves the packet data and stores it in a predefined location of video memory.

✓ Please replace the first paragraph, page 12 of the specification with the following amended paragraph:

Q6 Figure 7 illustrates another embodiment of a TS core in accordance with the present invention. The TS core of Figure 7 includes framer 710, TPP 720, AFP 750, PESP 730, ~~buffer controller 750~~, buffer controller 760, and registers 780.

✓ Please replace the second paragraph, page 12 of the specification with the following amended paragraph:

The registers 780 are analogous to registers described with reference to ~~Figure~~ Figure 5.

✓ Please replace the second full paragraph, page 14 of the specification with the following amended paragraph:

Q7 The transport stream data and control signals can be received either from a direct broadcast or through a specific service provider. The signals actually received by the framer 710 can vary depending on the specific network interface module (NIM) provider of direct broadcast implementation. At a minimum, TCLOCK, and TDATA are needed. The TCLOCK and TDATA signals contain the basic information necessary to ~~retrieve~~ retrieve this information. While Figure 8 illustrates separate

87
am 4

TDATA and TCLOCK signal, it is possible to provide the data and clock as an integrated signal, whereby the clock signal would be extracted from the received data.

88

Please replace the second full paragraph, page 16 of the specification with the following amended paragraph:

While the timing diagram of Figure 9 does not explicitly show bits of TDATA being received serially, it should be understood that for each byte representation of TDATA in Figure 9, 8 individual data bits can be received, qualified by eight TCLOCK pulses, to form the bytes illustrated. When TDATA is received in a bit-by-bit manner, without a TSTART signal, there is no knowledge as to which of the bits being received represents the first bit of a byte, where by "first bit" it is meant the first bit received when the device is turned on and started latching the data. Likewise, the same is true for the first byte, let alone which byte represents the first byte of the frame. The state diagram of Figure 10 is a state diagram describing synchronizing the decoder core 700 of Figure 7 to the transport stream being received.

89

Please replace the fifth paragraph, page 25 of the specification with the following amended paragraph:

Figure 16 ~~illustrators~~ illustrates a more detailed view of the ~~TPP-620~~ TPP 720. ~~TPP-620~~ TPP 720 further includes storage locations 721, a counter controller 722, register controller 723, video PID location 724, and adaptation field start detect circuit 725.

✓ Please replace the first full paragraph, page 29 of the specification with the following amended paragraph:

Q10 In another implementation, control module 755 is controlled by the EnableParsing field (not shown in Figure 21) of the video control registers of Figure 18. The EnableParsing field is a one bit field, which when deasserted, prevents further parsing of the video packet by the video PESP. Therefore, when the EnableParsing field is negated, the header of the video packet would not be parsed, and therefore, the packet would be discarded. The counter controller can be controlled directly from the EnableParsing bit of the video control registers, or indirectly where the VIDEO signal is disabled by the ~~TPP 620~~TPP 720 in response to the EnableParsing bit being deasserted.

✓ Please replace the third full paragraph, page 30 of the specification with the following amended paragraph:

Q11 The video PESP parser is bufferless in that no local buffers are used to store the payload data for access by other parts of the system. The prior art parsers stored the parsed data in large buffers locally, which were then capable of being accessed by system components by requesting access ~~to the local~~to the local bus. The bufferless parsers of the present invention do not store data locally for access by the system. Instead, parsed data to be buffered is transmitted to the buffer controller 460, which buffers data in system or video memory...

✓ Please replace the fourth full paragraph, page 30 of the specification with the following amended paragraph:

Figure 22 illustrates a method associated with a video PESP parser. At step 216, the PESP has received an indication that a video packet is ready to be parsed. The notification can be directly from the TPP, by a polling mechanism, or other type interrupt. ~~Step 16~~Step 216 determines whether parsing of the video stream is enabled. This can be determined based upon the field labeled EnableParsing of the

211
21M4

video control registers of Figure 18. When parsing of the video packet is not enabled, a specific action will occur. One action would be to perform no further processing of the packet, as illustrated. In another implementation, the packet would be automatically stored without further parsing, perhaps with the packet header field. When parsing of the video packet is enabled, the flow proceeds to step 217.

✓ Please replace the last paragraph, page 31 of the specification with the following amended paragraph:

212

At step 223, the packet data is sent to the buffer controller for storage, as discussed with reference to ~~Figure 25.~~ Figure 24.

✓ Please replace the third full paragraph, page 34 of the specification with the following amended paragraph:

213

In operation, the System FIFO controller 466 provides an interface between the Parsers of Figures 5 and 7 and the FIFO 462. The controller 460 allows filtered packet data to be received and stored in the FIFO 462. Once stored in the FIFO 462, the System HBI controller 463 requests access to the ~~video memory 471~~ system memory 472 through the controller 468. The controller 468 may include a system bus controller, a memory controller, or a combination of a memory/system bus controller. Generally, the controller 468 will control access to other system resources as well.

✓ Please replace the third full paragraph, page 36 of the specification with the following amended paragraph:

214

Figure 27 illustrates a method in accordance with the present invention describing the operation of the system HBI controller 463 of Figure 26. The flow is also applicable to the video HBI ~~controller 463~~ controller 483. At step 801, a determination

Q14
cont

is made whether there is data stored in the FIFO 462. If not, flow remains at step 801 until data is present, otherwise, the flow proceeds to step 810. At step 810, the buffer to which the data is to be stored is identified. The destination buffer is identified when matching and crossing the PID number, or identifier, to the buffer number in the transport demultiplexer register 465. The buffer can be identified by accessing the allocation table, or by receiving a buffer index from the transport parser or other portion of the transport core.

✓ Please replace the fourth full paragraph, page 36 of the specification with the following amended paragraph:

At step 802, a determination is made whether the identified buffer is full, or otherwise not capable of ~~receives~~ receiving additional data. If the buffer is not capable of receiving additional data, the flow loops back to step 802 through step 811, which implements a delay. Note the delay of step 811 may be a fixed delay, as result of polling to determine if the buffer is full, or the delay of step 811 may be variable, such as where the delay is based an interrupt which indicates when the buffer is available. Once the desired buffer is no longer full, flow proceeds to step 803.

✓ Please replace the last paragraph, page 37 of the specification with the following amended paragraph:

Q15

The buffer implementation described provides an advantage over the prior art in that moving the buffers in to system and video memory associated with an external system, such as a general purpose computer, allows for bufferless parsers. As a result, the system and video resources do not have to wait to access buffers local to the parsers. The performance improvements using bufferless parsers ~~has~~ has been observed by the present inventors to be up to 40% over the prior art. In addition, by allowing for parsing of the PES data, it is possible to limit the amount of bandwidth used to store unused data. One skilled in the art will recognize the present invention has been described with reference to a specific embodiment, and

elb
omit

that other implementations and variations of the present invention would be anticipated. For example, when a TSP is "sent" from the TP to the PESP or the buffer controller, it is to be understood that not necessarily all of the header information need be sent. In fact, it would generally be necessary for only the PID associated with the packet be forwarded. In addition, the location and implementation of the register sets and functionality described herein can be partitioned in ways other than the specific implementations described.

✓ Please replace the second full paragraph, page 38 of the specification with the following amended paragraph:

elb

The AFP 750 illustrated in Figure 28 includes adaptation control counter 782, latch 785, register logic 786, and storage and register locations 781, 783, and 784. In operation, the adaptation control counter 782 receives signals on connections labeled AF START, FRAMER DEN, and FRAME DATA. The connection labeled AF START receives signals from the Transport Packet Parser 720, and indicates the beginning of the transport packet's adaptation field. The connection labeled FRAMER DEN receives signals from the ~~Framer 74~~ Framer 710, and indicates when each new byte of data is available on the FRAME DATA bus. Based upon the received signals, the adaptation control counter 782 provides the control signals necessary to parse specific field information from data received on the FRAME DATA bus.

✓ Please replace the second full paragraph, page 42 of the specification with the following amended paragraph:

elb

Figure 31 illustrates control registers associated with ~~register set 781~~ register set 780 that control operations associated with the Adaptation Field Parser 750.

Q18 ✓ Please replace the last paragraph, page 44 of the specification with the following amended paragraph:

The AF Data Type Code storage location ~~744~~location 742 stores the specific eight-bit type indicator associated with the adaptation field private data. The PES Data Type Code storage location 743 stores the specific the eight-bit type indicator associated with the PESP private data. The Stuffing Code storage location 744 stores the specific eight-bit stuffing code which is used to pad private data packet to insure the private data packet always ends on a double word boundary. The AFP Data Latch 745 is used to store the actual private data from the adaptation field parser to be provided to the buffer controller 760. Similarly, the PESP Data Latch is used to store the actual private data from the PESP parser is to be provided to the buffer controller 760. The fixed length indicator code 747 stores the fixed length value associated with the PESP parser private data. In the specific example, the PESP parser private data will always be 16 bytes of data, or 0x10 hexadecimal.

Q19 ✓ Please replace the second paragraph, page 52 of the specification with the following amended paragraph:

At step 333, the splice flag interrupt is enabled. The Splice Flag Interrupt Enable Bit is asserted in order to allow for the recognition of the splice in point. From step 333, the flow proceeds to step 302 of ~~Figure~~Figure 35. Note that in another embodiment of the present invention, a determination step could be made at the beginning of the flow of Figure 38 as to whether the new PID is associated with a desirable program. If not, an alternate flow ignoring the PID, or using a dummy or alternate PID, could be used. For example, this feature could be used eliminate viewing commercials or other program types.

← Please replace the fourth paragraph, page 52 of the specification with the following amended paragraph:

E20
At step 337, a determination is made whether or not the in-splice point indicator is valid. The in-splice point indicator is validated by determining whether or not random access flag register is set along with discontinuity flag register. The random access flag register, and discontinuity flag register, should both be set because the first packet of a new data stream will indicate the current packet is capable of being randomly ~~accesses~~ accessed by the system, and since no previous packets are associated with the PES stream the discontinuity flag should be set.

← Please replace the second full paragraph, page 56 of the specification with the following amended paragraph:

E21
At ~~step 912~~ step 913 of Figure 39, a determination is made whether the verification routine was successful. If so, the flow proceeds to step 914, if not, the flow proceeds to step 915.

← Please replace the fifth full paragraph, page 56 of the specification with the following amended paragraph:

E22
Figure 42 illustrates a flow diagram ~~that can~~ that increments the transport stream characteristic in such a manner that all possible combinations are covered. By executing this routine, a successful increment will be indicated for all values, except for when BIT_ORDER variable is equal to MSB, and all other characteristics are equal to one. This state indicates that all possibilities have been tested, and an unsuccessful return occurs.

✓ Please replace the first paragraph, page 58 of the specification with the following amended paragraph:

123 The input output (I/O) ~~adapter 1026~~adapter 1022 is further connected to, and controls, disk drives 1047, printer 1045, removable storage devices 1046, as well as other standard and proprietary I/O devices.
